ANALYTICAL MODELING AND SIMULATION OF A 7NM HK-MG FINFETS PERFORMANCE INVESTIGATION IN TERMS OF IMPROVED SENSITIVITY FOR TEMPERATURE NANOSENSING APPLICATIONS

MOHAMMED ABDUL MUQEET*

Research Scholar, Department of Electronics and Communication Engineering, University College of Engineering, Acharya Nagarjuna University, Andhra Pradesh, India. Corresponding Author Email: abdulmqt19@gmail.com

TUMMALA RANGA BABU

Department of Electronics and Communication Engineering, R.V.R. & J.C. College of Engineering, 522019 Guntur, Andhra Pradesh, India. Email: drtrbabu@rvrjc.ac.in

Abstract

Within the realm of contemporary microelectronics, the Fin-shaped Field Effect Transistor (FinFET) serves as a major competitor. By virtue of its one-of-a-kind structure, it is possible to scale the device down to the sub-nanometer domain and to imitate the electrical properties of a MOSFET thereby achieving reduce SCEs and improved performance. Using gallium arsenide (GaAs) as the metal gate (MG) and lanthanum aluminum oxide (LaAlO3) as the high-k (HK) dielectric material, this study offers an analytical model of drain to source current (Ids) for a FinFET at 7nm Technology node. Electrical parameters are examined by solving three-dimensional (3-D) Poisson's equation using continuity equations. Validation of the resulting analytical model is performed using 7nm FinFET simulations using HK-MG approach. All of the aforementioned models are subjected to temperature changes ranging from 275k to 450k in order to explore the influence that HK-MG gate dielectrics have on short channel effects (SCEs). The analytical model and the results of the simulations that resulted are used to calculate the temperature sensitivity (ST(max) = 22mV/kelvin) and the temperature coefficient of resistance (TCR max = 3.3 mppm/kelvin).

Index Terms: *Poisons Distribution, Continuity Equations, Temperature Sensitivity, Temperature Coefficient of Resistance, Short Channel Effects.*

1. INTRODUCTION

Due to the negative impact of downscaling on device performance, especially in low-power applications, the semiconductor industry is exploring new alternatives to Metal Oxide Semiconductor Field Effect Transistors (MOSFET) in an effort to enhance device performance. To achieve low power consumption and high-speed performance, semiconductor devices are transitioning from the micro to the nano scale. This change leads to a decrease in the ON-state current (I_{ON}) , resulting in a decline in performance. Moreover, when the gate is in the off-mode, it fails to completely deactivate the channel, resulting in a rise in the current flow (I_{OFF}) between the drain and the source [1], [2]. Scalability affects the cost, density, speed, functionality and power dissipation of an integrated circuit (IC). To enhance gate control over the channel and improve electrostatic behavior, the scaling of transistors requires the implementation of a multi-gate transistor structure. Due to continued downscaling, MOSFETs have now reached their practical limits, leading to a decline in their original properties due to short channel effects (SCEs) [3]–[5]. Upon activation of the SCEs, the device encounters heightened power dissipation and alterations in the process. The SCEs often occur due to the strong electric field

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

lines extending from the drain to the source area, along with the potential for closely spaced source/drain to body depletion zones across the channel to make contact with each other due to the punch-through problem [6]–[8].

One of the semiconductor devices suggested to tackle these problems were double-gate (DG) FETs, which are being viewed as possible replacements for MOSFETs. There are several benefits associated with the independent gate DG-MOSFET. For example, it enables the modification of the threshold voltage using back gate bias, as well as the creation of both analog and digital circuits. One potential concern that may arise with DG-FETs is the misalignment of the gates. This paved the way for the use of Trigate FETS (TG-FETs) which can optimize the performance of DG-FETs and enhance electrical parameter behavior [9]–[11]. However, by utilizing three distinct gates, there is a possibility that the misalignment could result in overlap capacitance and source/drain resistance. Despite providing improved control compared to planar transistors, Tri-gate FETs encounter challenges in effectively suppressing SCEs at very small geometries. The shift from tri-gate Field-Effect Transistors (FETs) to FinFETs was mainly motivated by the necessity to address certain constraints linked to tri-gate FETs, especially as devices were being scaled down. As a three-dimensional asymmetrical structure, the FinFET has been subject to different shape adjustments to boost SCEs and enhance device operation. Extra structures like the surrounding gate, omega-shaped gate, and pi-shaped FinFETs are included for analyzing and enhancing the performance of the electrical characteristics. Through the removal of the parasitic electric field lines originating from the source and drain, the FinFET boosts the channel's resistance to SCEs. This device demonstrates an increased drive current while maintaining a consistent loff. FinFET provides several benefits including high current drive, efficient use of space and precise electrostatic gate control [12]–[14].

Furthermore, a blend of different materials in FinFET architectures is introduced to improve the device's performance. Researchers have noted that incorporating low band gap materials and high dielectric constant (HK) materials like germanium (Ge), gallium arsenide (GaAs), and gallium nitride (GaN) in the channel leads to high I_{ON} / I_{OFF} and minimal SCEs. This is primarily due to the significantly higher mobility of these materials when compared to silicon (Si) [15]-[18]. By enhancing the gatechannel capacitance through thinner gate oxides and HK dielectric materials, this issue can be somewhat alleviated. Several high dielectric constant materials have been proposed to reduce leakage current and preserve the High-K value. The materials listed are Al_2O_3 (k = 9), Y_2O_3 (k = 15), and $HfO₂/ZrO₂$ (k = 25). It is because GaAs/GaN based FinFETs exhibit superior electrical performance compared to elemental FinFETs. Lately, there have been some promising advancements. For mobility, saturation velocity, and breakdown voltages, GaN based metal gate (MG) devices offer exceptional performance. Moreover, the generation of a two-dimensional electron gas (2DEG) at the AlGaN/GaN interface leads to a larger electron density, enabling higher currents to be achieved at the same bias level. This is due to the wider bandgap and the application of the piezoelectric effect. Moreover, when compared to Si, GaAs shows a reduced intrinsic carrier concentration at elevated temperatures [17], [19]–[21].

Temperature variations impact the electrical characteristics of the FinFET, particularly the current flow, allowing for accurate temperature measurements. Studies have delved into the impact of temperature on FinFET transistors to assess their viability as nano-temperature sensors [22]–[27]. Through simulations of the I-V characteristics of FinFETs at various temperatures, researchers discovered that specific FinFET configurations, like those utilizing Gallium Arsenide (GaAs) or Silicon (Si), demonstrate notable variations in their electrical performance in response to temperature changes. Such sensitivity enables the creation of extremely accurate nano-sensors for measuring temperature [20], [28]–[30]. A more intricate design incorporates a blend of temperature and voltage sensors created using FinFET technology. This design has the capability to convert the voltage across

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

a resistor into an output clock, allowing for precise temperature measurements. These sensors have been created using cutting-edge FinFET processes, highlighting the technology's capacity to offer precise temperature sensing with low power usage and a small footprint. The compact size and efficient energy usage of FinFET-based temperature sensors are ideal for dense thermal sensing in microprocessors. An illustration showcases a current-controlled oscillator (CCO) sensor that is extremely compact and energy-efficient, making it well-suited for on-die thermal sensing to regulate power and performance aspects in intricate ICs.

Utilizing a mathematical model to explain the properties of the device, such as channeled and physical factors, is seen as a valuable approach to optimize the device's potential applications. Researchers have been studying modeling and experimental investigations of FinFETs, with a focus on the importance of physics-based models of these devices in the field of information technology. An indepth analysis of a device reveals that its behavior aligns with all the variables present within the device and its operation. Modeling semiconductor devices starts by examining the basic electrical properties found within the channel of the device [31]–[34]. These parameters encompass energy bandgap, electron density, surface potential, electric field, and various other factors. There are numerous methods available to address the surface potential of the device. One can obtain explanations through closed-form expressions with the help of these models, which do not require extensive iterations like those in industrial simulators. These models are well-suited for predicting the parameters of circuit-based applications because of their accuracy and reliability, making them suitable for this task. Furthermore, to optimize the utilization of a device within a VLSI circuit, it is crucial to have analytical models that are suitable and efficient. Several research studies have been detailed in the literature regarding DG MOSFET on two-dimensional (2D) analysis. These studies have been conducted using simulations and analytical techniques. Researchers have developed models for conduction charge and drain current of n+-p+ double gate SOI MOSFETs. In addition, the researchers have explored an analytical physically based model for undoped FinFET devices, incorporating the mobile charge term, in both the subthreshold and near-threshold regions. The comparison was made between the analytical expression of subthreshold features and the parameters of the SCEs, which involved subthreshold slope, roll-off, subthreshold current, and DIBL, in addition to experimental data that was obtained with reasonable compromises [35]–[43].

This paper discusses the validation of the simulated drain to source current and temperature sensitivity by utilizing the 3-D Poisson's equation. An analytical model of Ids is established based on the minimum surface potential position from the 3-D Poisson's equation. An analytical expression for S of the transistor is also obtained from Poisson's equation. The results illustrated theoretically are compared with data from numerical simulations and it was observed that they are in good alignment. Moreover, an analysis has been conducted on the influence of the HK-MG pair on SCEs.

2. SIMULATION MODEL

A 7nm FinFET-based temperature nano-sensor is seen in the figure-1. This nano-sensor makes use of the temperature-dependent features of materials in order to detect fluctuations in temperature on a nanoscale. This includes different parameters such as gate length (also known as channel length), fin width (also referred to as channel width or fin thickness), and other relevant features shown in Table-1. Temperature sensors using transistors are developed based on the temperature properties of current-voltage curves of the transistor. One can utilize the transistor in FET device structures as a temperature sensor by linking the gate with either the source or drain. Temperature sensors based on FinFET technology leverage the temperature-sensitive electrical properties of FinFET devices for temperature measurement. One common method is to create a circuit that produces a voltage or current signal corresponding to the absolute temperature.

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

Figure 1: FinFET device circuitry for Temperature Nanosensing Application

The substrate layer of the device, which is commonly silicon, serves as a basis for the building of the FinFET structure. An electrical isolation of the device is achieved with the assistance of the insulating layer, which also helps to prevent any leakage current that may pass straight to the substrate. The source and drain of a FinFET are often raised structures that resemble fins, which is where the name that the device gets its name from. An extremely thin structure that resembles a fin, the metal gate channel is constructed out of gallium arsenide (GaAs), which is a compound semiconductor that has a high electron mobility. Whenever a voltage is supplied to the gate electrode, the area that is referred to as the channel is the one through which carriers flow. There is a thin layer of high-k dielectric material (LaAlO₃) that separates the gate electrode from the channel. The gate electrode is located on top of the channel. This "HK" refers to the high dielectric constant, which enables the gate to efficiently regulate the flow of carriers in the channel without the need for a thick layer. As a result, the scaling features of the device are maintained. For the purpose of determining the operating voltage by using the measured drain to source current, the resistor is a component of the external circuit and is linked to the drain of the FinFET.

Due to the fact that the carrier mobility and the threshold voltage of the FinFET are both dependent on temperature, the current that flows through the channel of the FinFET (I_{ds}) varies with temperature when the device is functioning as a temperature sensor. Because the carrier mobility in GaAs normally decreases with increasing temperature, the current would drop for a given V_{gs} , if the temperature were to rise. On the other hand, the threshold voltage could shift depending on the temperature, which might have a more complicated impact on the current. It is possible to determine the change in I_{ds} by either measuring the voltage drop across the resistor (by using Ohm's equation V = IR) or by measuring the current directly with a current meter. For temperature sensors, the output voltage is

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

proportional to the temperature measured [44]. The contact resistance would typically be characterized by measuring the voltage drop across a contact at a known current. The biasing condition often referred to as a current-driven control mechanism in a sensing circuit is considered to be at 50µA to undergo required sensing by the electrodes. There is a correlation between the change in current or voltage and the change in temperature, and this particular change may be calibrated to offer an accurate readout of the temperature. The sensitivity of the sensor, which is defined as the amount by which the current varies in response to a change in temperature, is contingent upon the material characteristics of the GaAs channel and the LaAlO₃ oxide dielectric, in addition to the dimensions of the FinFET, which include the width, length, and height of the components. It is possible for this sort of sensor to offer extremely localized temperature data because of the nano-scale dimensions of the FinFET. This form of sensor is useful in applications where thermal management at the micro or nano-scale is essential, such as in integrated circuits and microprocessors [45].

3. ANALYTICAL MODEL

Exploring the static and dynamic properties of a semiconductor device when exposed to external fields, indeed, involve complex interactions that can be mathematically described by a set of coupled differential equations. One of these crucial equations is the Poisson's equation, which relates the electrostatic potential (φ) to the charge density and charge density (ρ) within the semiconductor.

The standard form of Poisson's equation for electrostatic potential Φ in a semiconductor material is given by equation (1)

$$
\nabla^2 \Phi = -\frac{\rho}{\epsilon} = -\frac{\rho}{k\epsilon_0} \tag{1}
$$

Where, ∇^2 is the Laplacian operator, representing the divergence of the gradient of a field, in this case, the electrostatic potential Φ . ρ is the charge density within the semiconductor and ε =-k ε_0 . Where, k is the dielectric constant.

To derive an expression of Drain to Source Current (Ids), sequences of assumptions are to be made as follows:

*Assumption-1***:** It is fair to assume that only minority carriers are responsible for Ids; for example, in a FinFET device, the hole current may be ignored. The number of minority carriers in inversion much outnumbers the number of majority carriers since the fin is either not doped at all or very minimally

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

doped. The bulk of carrier holes in FinFETs result from impact ionization. These faults become critical when attempting to describe the device's functions when in avalanche mode. However, the Ids does not account for the breakdown regime seen in the typical working range of FinFET devices. As a result, under normal biasing conditions, the assumption that the current in FinFETs is caused by minority carriers is valid. Thus, while calculating drain current for FinFET devices, we simply consider the minority carrier current density (J_n) [46].

*Assumption-2***:** In the context of semiconductor physics, particularly when discussing the behavior of devices like n-type FinFETs under static conditions and assuming no generation (G_n) and recombination (R_n) of carriers, the continuity equation simplifies significantly. The given scenario describes such a case, leading to a simplified form of the continuity equation for electron current density (J_n) . The general form of the continuity equation for electrons, considering the rate of change of charge, generation, and recombination, is given by equation (2). When there is no generation or recombination of carriers within the semiconductor device, the equation (2) results in zero [46].

$$
\nabla J_n = q(R_n - G_n) = 0 \tag{2}
$$

Where, J_n is the electron current density vector, R_n is the recombination rate of electrons, G_n is the generation rate of electrons and q is the elementary charge.

This simplification has significant implications for an nFinFET device under static conditions: The total drain current (I_{ds}) is constant at any point along the channel of the device. This means that, despite the complex three-dimensional structure of a FinFET, under these assumptions, the current does not vary along the length of the channel. The conservation of current density and the assumption of no carrier generation or recombination simplify the analysis of the device's static behavior. It allows for more straightforward calculations of the device's electrical characteristics under a given set of conditions. This property is useful for understanding the device's operation in the linear (ohmic) region and saturation region, facilitating the design and analysis of circuits that incorporate FinFETs.

*Assumption-3***:** The Figure-2 outlines a cross-sectional view of an n-type FinFET, where the current flows only in the y-direction, and the electron quasi-Fermi potential (Φ_n) remains constant in the x-

direction. This simplification leads to a specific form of the equation for the electron current density $(J_n(y))$ expressed in equation (3) and how it relates to the total drain current (I_{ds}) expressed in equation (4) in the device [46].

$$
J_n(y) = -qn(x, y)\mu_s(x, y)\frac{\partial \varphi_n}{\partial y} \tag{3}
$$

Where, μ_s is the surface mobility and n is the electron concentration.

The assumption that $\frac{\partial \varPhi_n}{\partial x} = 0$, implies that the electron quasi-Fermi level does not vary in the xdirection, focusing the analysis on variations along the channel length (y-direction). By integrating the current density $J_n(y)$ throughout the cross-sectional area of the channel, which is the product of the channel width W and the channel length 'L', it is then possible to compute the total drain current (I_{ds}) at any point 'y' along the channel. This may be done at any point along the channel.

Assuming once again that the generalized algebraic equation is valid over the whole length of the channel, we are able to get the formula for I_{ds} by integrating Equation (3) along the channel length, beginning at $y = 0$ and ending at $y = L$ [46].

$$
I_{ds} = \frac{W}{L} \mu_s \int_0^{V_{ds}} Q_i(y) dV_{ch}(y) \tag{4}
$$

The expression in equation (5) represents the energy band gap of Gallium Arsenide (GaAs) material as a function of temperature (T in Kelvin) [47].

$$
E_g = 1.519 - \frac{5.405 T^2 \times 10^{-4}}{T + 204}
$$
 (5)

The energy band gap decreases with increasing temperature, a behavior that is common to many semiconductor materials. The specific coefficients and terms in this formula are empirical, derived from experimental data to accurately model the behavior of GaAs over a range of temperatures. The first term, 1.519 eV, represents the band gap energy at absolute zero temperature. The second term accounts for the decrease in band gap energy with increasing temperature, which attributes to the lattice expansion and electron-phonon interactions as the temperature increases. The temperaturedependent behavior of the band gap is crucial for understanding and predicting the performance of semiconductor devices made from GaAs, especially in applications sensitive to changes in temperature, such as temperature nanosensors.

The effective density of states in the valence band (N_v) and in the conduction band (N_c) are critical parameters in semiconductor physics, as they influence the carrier concentration and the behavior of semiconductor devices under various conditions [48].

The effective density of states in the Conduction band is given by equation (6):

$$
N_c = 8.63T^{1.5} * 10^{13} [1 - 1.93 T * 10^{-4} - 4.19T^2 * 10^{-8} + 65e^{\frac{-E_g}{2kT}}]
$$
(6)

Where, k is the Boltzmann constant 8.617*10⁻⁵ eV/K

The first term reflects the standard temperature dependence of the effective density of states. The presence of the exponential term involving Eg, indicates the significant influence of the energy band gap's temperature dependence on the effective density of states.

The effective density of states in the Valence band is given by equation (7):

$$
N_{\nu} = 1.83T^{1.5} \times 10^{15} \tag{7}
$$

This formula quantifies the number of available states for holes in the valence band at a given temperature. The $T^{1.5}$ dependency reflects the relationship between the temperature and the density

of available states in the valence band, analogous to the effective density of states in the conduction band.

The intrinsic carrier concentration is a fundamental parameter in semiconductor physics, influencing the electrical properties of semiconductor materials and devices under various conditions. It is temperature-dependent, as both the thermal excitation of electrons and the effective densities of states are functions of temperature. This intrinsic carrier concentration represents the number of free electrons (or equivalently, holes) present in the semiconductor material without any external doping expressed in equation (8):

$$
n_i(T) = \sqrt{N_c N_v e^{\frac{-E_g}{2kT}}}
$$
\n(8)

The exponential term reflects the statistical likelihood of electrons gaining enough thermal energy to cross the band gap from the valence band to the conduction band, thus contributing to the intrinsic carrier concentration. The factor of 1/2 in the exponent signifies that, on average, an electron needs to overcome half the band gap energy to contribute to the intrinsic carrier concentration, considering the symmetry of the conduction and valence bands around the Fermi level in an intrinsic semiconductor.

The Bulk potential (Φ_B) expressed in equation (9) contributes to the creation of a depletion region around the p-n junction, where mobile charge carriers are swept away, leaving behind a region depleted of free carriers. This depletion region acts as a barrier to charge carrier movement across the junction under equilibrium conditions. The magnitude of Φ_B influences the width of the depletion region and the barrier height that carriers must overcome to move from one side of the junction to the other, affecting the diode's forward and reverse characteristics.

$$
\Phi_B = -\frac{kT}{q} \ln \left(\frac{N_d}{n_i(T)} \right) \tag{9}
$$

Where, q is is the elementary charge which equals to $1.602*10^{-19}$ C and N_d is the donor concentration, representing the density of donor atoms in an n-type which equals to 8500 cm⁻³.

In a p-type semiconductor, where the acceptor atoms introduce holes, the hole concentration 'p' is approximately equal to the acceptor concentration N^a , assuming full ionization and that all acceptors contribute a hole. Under thermal equilibrium, the electron concentration 'n' is much lower than the hole concentration 'p', and it can be inferred that 'n(X)' is inversely proportional N_d , It ultimately results in the equation (10) that is presented for the concentration of electrons at any location x that is close to the surface of a p-type substrate.

$$
n(X) = \frac{n_i^2}{N_d} \tag{10}
$$

When discussing semiconductor physics, it is important to consider the impact of dopants and carriers on potential variation, which can influence device operation. This is particularly relevant in scenarios like channel formation. The Electrostatic potential in x-direction is expressed as equation (11).

$$
\varPhi(x) = \frac{kT}{q} \ln \left(n(X) + \frac{N_d}{n_i(T)} \right) \tag{11}
$$

The logarithmic term reflects the relative increase in carrier concentration due to doping compared to the intrinsic level.

Electro-static force for moving a unit charge from 1 reference point to another separated by a distance 'd' is given by: $\Phi = kd$

We solve for potential $\varphi(x,y)$ in the ultrathin-body fin of FinFET devices to obtain surface potential. To solve for $\varphi(x,y)$, let us consider a symmetric n-channel FinFET device. Electro-static force for moving a unit charge from one reference point 'x' to another point 'y' separated by a distance is given by equation (12).

$$
\Phi(x, y) = \Phi(x) - \Phi(y) = \Phi(x) - ky = \Phi(x) - \frac{\sigma}{\varepsilon_0} y = \Phi(x) - \frac{10^6 y}{8.854}
$$
\n(12)

Where, σ is the Electrical conductivity of GaAs =10⁻⁶ (Ω -m)⁻¹ and ϵ_0 is the relative permittivity of GaAs $= 8.854 \times 10^{-14}$ F/m

This intrinsic energy level is crucial for understanding and predicting the behavior of semiconductor devices which is expressed in equation (13) as follows:

$$
E_i = \frac{E_c + E_v}{2} - \frac{kT}{q} \ln \left(\frac{N_c}{N_v} \right) \tag{13}
$$

The intrinsic energy level often reflects the midpoint between the conduction and valence band edges, adjusting for the difference in the effective densities of states in these bands, which is temperaturedependent. The subtraction of logarithmic term accounts for the fact that the effective mass (and therefore the effective density of states) of electrons and holes can be different, shifting the intrinsic level towards the band with the smaller effective mass.

According to equation (14) the electrostatic potential, denoted by the symbol φ , in a semiconductor is determined by the intrinsic Fermi level, which is denoted by the symbol Ei.

$$
\varPhi_i = -\frac{E_i}{q} \tag{14}
$$

The position of the electron quasi-Fermi potential (Φ_n) level relative to the conduction and valence bands influences the electrical properties of the semiconductor is expressed in equation (15), including its conductivity and behavior in electronic devices like diodes and transistors.

$$
\varPhi_n = \varPhi_i - \frac{kT}{q} \ln \left(\frac{N_d}{n_i(T)} \right) \tag{15}
$$

The negative sign indicates that the Fermi level moves downward in energy as the donor concentration (N_d) increases, assuming that $n_i(T)$ is a constant for a given temperature and semiconductor material. This reflects the increased likelihood of finding electrons in the conduction band due to the additional donors, which ionize to provide extra electrons.

Due to the applied V_{ds}, the surface potential φ_s is a function of location y along the channel such that $\varphi_s = \varphi_s(y)$. Therefore, a channel potential $V_{ch}(y)$ exists along the channel from the source to drain such that

$$
V_{ch}(y) = \begin{cases} V_{sb}; & \text{when } y = 0\\ V_{sb} + V_{ds}; & \text{when } y = L \end{cases}
$$
 (16)

From Equation (), $V_{ch}(0) = 0$ at the source end of the channel ($V_{sb} = 0$) and $V_{ch}(L) = V_{ds}$ at the drain end of the channel.

When operating the device, adjusting the source and drain voltages compared to the substrate causes a decrease in the quasi-Fermi level Ei (or potential φ n) at the source side by qVgs, and at the drain side by (qVgs + qVds), in relation to the equilibrium Fermi level Ef in the body. The variation in φ n between the source and drain causes the electrons to flow through the channel. Therefore, the channel potential Vch(y) at any given point y within the channel can be determined by equation (17).

$$
V_{ch}(y) = \Phi_n(y) - \Phi_n \text{ (source)} = ky - \Phi_n = \frac{\sigma}{\varepsilon_0} y - \Phi_n = \frac{10^6 y}{8.854} - \Phi_n \tag{17}
$$

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

The minority carrier surface concentration at any point x and y is particularly useful for analyzing the behavior of minority carriers in semiconductor devices, especially in complex structures like FinFETs where electrostatic control and three-dimensional effects are crucial. Understanding minority carrier distributions is key to predicting device performance, including leakage currents, switching behavior, and overall device efficiency. This means that the quasi-Fermi potential at the surface area of a FinFET device is reduced by a certain amount, denoted as $V_{ch}(y)$, in comparison to the situation in which a MOS capacitor is present. Through the application of a factor exp(−Vch(y)/vkT), the surface electron concentration (n_s) is reduced, resulting in a decrease. After that, we can write the minority carrier surface electron concentration at any position y in the channel of a FinFET device as follows, following the derivation of minority carrier density provided by Equation (18) for a MOS capacitor is the following:

$$
n(x, y) = 2.86 \, 10^{25} \mathrm{e}^{\frac{\left(\phi(x, y) - 2\phi_B - V_{ch}(y)\right)q}{k \mathrm{T}}}
$$
\n(18)

The measure of total charge density is crucial for understanding and modeling the behavior of semiconductor devices, particularly in terms of how minority carriers contribute to overall device characteristics like conductivity, capacitive effects, and the modulation of channel properties in response to applied voltages which is expressed through equation (19).

$$
Q_i(y) = -q \int_0^W n(x, y) dx = -q W n(x, y)
$$
\n(19)

Upon Simplification and substitution of all interrelated equations (5) to equation (19) we get;

$$
I_{ds} = \frac{W}{L} \mu_s \left[\frac{2.86*10^{25} e^{\frac{(\varPhi(x,y) - 2\Phi_B - 0.69)q}{kT}}}{\frac{q}{kT} e^{\frac{(\varPhi(x,y) - 2\Phi_B - 0.69)q}{kT}}} + \frac{q*2.86*10^{25} e^{\frac{(\varPhi(x,y) - 2\Phi_B)q}{kT}}}{\frac{q}{kT} e^{\frac{(\varPhi(x,y) - 2\Phi_B)q}{kT}}} \right]
$$
(20)

For simplifying the equations consider

$$
A = 2.86 * 10^{25} e^{\frac{(\phi(x, y) - 2\phi_B - 0.69)q}{kT}}; B = -\frac{q}{kT} e^{\frac{(\phi(x, y) - 2\phi_B - 0.69)q}{kT}}; C = q * 2.86 * 10^{25} e^{\frac{(\phi(x, y) - 2\phi_B)q}{kT}}
$$
 and

$$
D = -\frac{q}{kT} e^{\frac{(\phi(x, y) - 2\phi_B)q}{kT}}
$$
(21)

We get

$$
I_{ds} = \frac{W}{L} \mu_s \left[\frac{A}{B} + \frac{C}{D} \right] \tag{22}
$$

For instance, the term 'A' is obtained as by substitution of all interrelated equations (5) to equation (19) and solving we obtain:

$$
A = 2.86 * 10^{25} e^{\frac{1}{T}} \left(11594.20 \right) 0.0000862 \text{ T} \ln \left(1.579 * 10^{13} \text{ T}^3 \left(1 - 0.000193 \text{T} - 4.19 * 10^{-13} \text{ T}^2 \left(1.519 - 0.000193 \text{T} \right) \right) \right)
$$

$$
10^{-8} \text{ T}^2 + 65 e^{-\frac{3.62 * 10^{22} \left(1.519 - \frac{0.00054 \text{ T}^2}{\text{T} + 204} \right)}}{\text{T}} \right) \left(e^{-\frac{7.2410^{22} \left(1.519 - \frac{0.00054 \text{ T}^2}{\text{T} + 204} \right)}{\text{T}}} \right) +
$$

Similar expressions are obtained for term 'B', 'C' and 'D'. Upon rigorous simplification using the values illustrated in table-1 and interrelated equations we get a simplified equation of I_{ds} which is solely dependent upon the varying temperature as

$$
I_{ds} = 8.1888 * 106 T * 0.00004625 * ln[1.57929 * 1013 T3(1 - 0.000193 T - 4.19 10-8 T2)10-10]
$$
 (24)

4. RESULT AND ANALYSIS

A 7nm FinFET device is simulated using Multi gate FET tool using High-k material as Lanthanum Aluminium Oxide (LaAlO3) and Gallium Arsenide (GaAs) as Metal gate material using the dimensional values as illustrated in Table-1. The simulated Drain to Source Current (I_{ds}) in comparison with the analytically obtained values using Equation (24) is illustrated in Figure-3. From Figure-3 it is clear that both the simulation results and analytical results illustrate the direct relationship between the saturation current and the temperature being measured. There is a significant difference in the values obtained by simulation compared to those obtained through analysis, with the analytical values consistently higher than the simulation values. This signify that the simulation considers additional factors affecting the current, like increased scattering at higher temperatures, or in other words it indicates that the analytical model does not fully account for the complexities present in the simulation. In the analytical model, the increase in saturation current with temperature is more pronounced compared to the simulation. It is evident from the widening gap between the two lines with the rise in temperature. There appears to be a linear relationship between I_{ds} and temperature (T in kelvin) in both datasets within the temperature range displayed. It is evident that this approach will be beneficial for enhancing models, simulations, or gaining a deeper insight into the physical processes that impact the performance of FinFETs at different temperatures.

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

Temperature nanosensors are devices engineered to provide a reliable and consistent measurement of temperature. The sensitivity of a temperature sensor is its ability to accurately reflect changes in temperature, which is a critical performance metric. Semiconductor temperature sensors, like transistor based temperature nanosensors, operate based on the temperature-dependent voltage across a junction. They offer good linearity and accuracy within a moderate temperature range and are often integrated into microcontrollers and digital circuits. Describing the sensitivity of a temperature sensor often involves assessing its linearity, which indicates how the output signal changes in relation to temperature fluctuations. Understanding the information becomes simpler when using straightforward responses. It is crucial that the nanosensor accurately detects the temperature range for reliable measurements. Some specific regions within the range where certain nanosensors operate are more sensitive than others. Sensitivity can be expressed as a voltage change with temperature, often linear and specified in millivolts per Kelvin (mV/K) given by equation (25).

$$
S_T = \frac{dV_{ds}}{dT} \text{ in mV/k} \tag{25}
$$

From the obtained simulation results illustrated in Figure-3, the temperature sensitivity is determined and plotted in Figure-4. In semiconductor-based sensors, the bandgap energy decreases with rising temperature, influencing the rate at which carriers may be thermally stimulated. This causes a drop in current/voltage change per Kelvin (k) of temperature, resulting in a loss in sensitivity. Understanding this connection is critical in practical applications because it allows for appropriate interpretation of sensor results and calibration of temperature-dependent systems. The pattern seen in Figure 4 is typical of some kinds of temperature sensors in which the temperature-dependent parameter being monitored changes at a slower pace, even at greater temperatures. Furthermore, the data in Figure-4 reveal that the sensitivity begins slightly above 22 mV/K at the lowest temperature (about 275 K) and declines to just under 19 mV/K at the greatest temperature (approximately 450 K). Also the decline in sensitivity seems to be practically linear across the temperature range displayed, and there are no sudden shifts or anomalies in the trend, suggesting that the temperature-sensitivity connection is constant over the measured range.

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

Figure 4: Measured Temperature Sensitivity versus Temperature variation

Temperature The coefficient of resistance (TCR) is defined as the relative change in resistance per degree Celsius. When the TCR is close to zero, it indicates that the material's resistance stays essentially constant throughout a wide temperature range, making it excellent for precision applications where temperature variations should have little effect on the electrical properties. For example, materials having a low or zero TCR are used in precision resistors in measurement and control systems to guarantee that measurements remain precise and constant despite temperature fluctuations. This is critical in high-precision electronics, such as those used in laboratory and industrial instruments, where temperature changes may cause inaccuracies in readings or performance. A modest TCR in semiconductors may contribute to stable electronic characteristics throughout a wide temperature range, which is important for electronic device reliability and predictability.

To attain a low TCR in semiconductor materials, rigorous engineering of the material growth and device production processes is required. This excludes. This comprises carefully chosen doping concentrations and materials. In conclusion, a low TCR in semiconductors used in FETs is beneficial for ensuring stable, predictable, and dependable device operation under changing temperature

DOI: 10.5281/zenodo.10803842 Vol: 61 | Issue: 03 | 2024

circumstances. This feature is critical for precision electronic applications and helps to ensure the lifespan and resilience of semiconductor devices. Furthermore, it is widely known that devices may heat up significantly during operation; a low TCR aids in the prevention of thermal runaway, a phenomenon in which a rise in temperature generates further increases in power dissipation, possibly leading to device failure.

Figure-5 demonstrates a definite negative link between temperature and TCR. As the temperature rises, the TCR falls, implying that the material's resistance varies less with temperature at higher temperatures. Also The pattern seems to be linear, indicating that the TCR drops at a steady rate as temperature rises. This linear characteristic implies a predictable change in resistance across the specified temperature range. The TCR ranges from slightly over 0.0032 ppm/K at the lowest temperature (about 275 K) to below 0.0020 ppm/K at the maximum temperature (approximately 450 K). This drop in TCR with temperature is common for many materials, since the processes that cause resistance to change (such as thermal expansion and enhanced carrier scattering) may become less prominent or alter in nature as temperatures rise. The TCR's linearity over the temperature range makes it easier to develop compensating circuits or algorithms in electronic systems that must function over a large temperature range while maintaining accuracy and dependability.

5. CONCLUSION

The Drain to Source Current (Ids) model for a 7nm HK-MG FinFET is constructed using an analytical solution to Poisson's equation. Approximations in the form of assumptions are used to create a closedform analytical model. The models developed are evaluated using a range of temperature changes in the proposed device, and their justification is demonstrated by comparing the results of simulations. Based on the result analysis, it was found that the developed models had statistically minor inaccuracies when compared to the simulation results. This is a basic model that is helpful for understanding the scalability of FinFET. Moreover, the device has an impact on the effects of heat carriers. When a nanosensor is required to retain a constant degree of sensitivity throughout a large temperature range, this feature is considered in order to ensure correct calibration within the sensor design. When it comes to designing, selecting, and using materials in temperature-critical settings, a solid grasp of the TCR and its exact definition is essential.

References

- 1) S.-J. C. Chia-Hsin Hu, "FinFET device and method," Feb. 12, 2016.
- 2) S. Kim, M. Guillorn, I. Lauer, … P. O.-2015 I. S.-3D, and undefined 2015, "Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond," *ieeexplore.ieee.org*, Accessed: Nov. 05, 2021. [Online]. Available: https://ieeexplore.ieee.org/abstract/document/7333521/.
- 3) P. Kumar, M. Vashishath, N. Gupta, and R. Gupta, "High-k Dielectric Double Gate Junctionless (DG-JL) MOSFET for Ultra Low Power Applications- Analytical Model," *Silicon*, vol. 14, no. 13, pp. 7725–7734, 2022, doi: 10.1007/s12633-021-01525-2.
- 4) G. Kaur, S. S. Gill, and M. Rattan, "Impact of lanthanum doped zirconium oxide (LaZrO2) gate dielectric material on FinFET inverter," *Int. J. Smart Sens. Intell. Syst.*, vol. 13, no. 1, pp. 1–10, 2020, doi: 10.21307/ijssis-2020-032.
- 5) J. Pathak and A. Darji, "Assessment of interface traps in In0.53Ga0.47As FinFET with gate-to-source/drain underlap for sub-14nm technology node to impede short channel effect," *IET Circuits, Devices Syst.*, vol. 13, no. 4, pp. 499–503, Jul. 2019, doi: 10.1049/IET-CDS.2018.5319.

- 6) J. S. Yoon, J. Jeong, S. Lee, and R. H. Baek, "Punch-Through-Stopper Free Nanosheet FETs with Crescent Inner-Spacer and Isolated Source/Drain," *IEEE Access*, vol. 7, pp. 38593–38596, 2019, doi: 10.1109/ACCESS.2019.2904944.
- 7) V. Jegadheesan, K. Sivasankaran, and A. Konar, "Impact of geometrical parameters and substrate on analog/RF performance of stacked nanosheet field effect transistor," *Mater. Sci. Semicond. Process.*, vol. 93, pp. 188–195, Apr. 2019, doi: 10.1016/J.MSSP.2019.01.003.
- 8) V. Jegadheesan, K. Sivasankaran, and A. Konar, "Optimized Substrate for Improved Performance of Stacked Nanosheet Field-Effect Transistor," *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 4079–4084, Oct. 2020, doi: 10.1109/TED.2020.3017175.
- 9) S. Nanda, R. S. Dhar, F. Awwad, and M. I. Hussein, "Development and Analysis of a Three-Fin Trigate Q-FinFET for a 3 nm Technology Node with a Strained-Silicon Channel System," *Nanomaterials*, vol. 13, no. 10, 2023, doi: 10.3390/nano13101662.
- 10) S. S. Chopade and D. V. Padole, "TCAD Simulation and Analysis of Drain Current and Threshold Voltage in Single Fin and Multi-Fin FinFET," *Indian J. Sci. Technol.*, vol. 10, no. 11, pp. 1–6, 2017, doi: 10.17485/ijst/2017/v10i11/93062.
- 11) K. P. Pradhan, M. G. C. Andrade, and P. K. Sahu, "Pros and cons of symmetrical dual-k spacer technology in hybrid FinFETs," *Superlattices Microstruct.*, vol. 100, pp. 335–341, 2016, doi: 10.1016/j.spmi.2016.09.043.
- 12) M. Jin, C. Kim, S. Kim, and M. Song, "Design of a Smart Image Sensor with a Current Steering CMOS DAC for High Performance Autofocusing Micro-lens Driver," *IEEE Reg. 10 Annu. Int. Conf. Proceedings/TENCON*, vol. 2018-Octob, no. October, pp. 1338–1341, 2019, doi: 10.1109/TENCON.2018.8650254.
- 13) P. Kumar, M. Vashisht, N. Gupta, and R. Gupta, "Subthreshold Current Modeling of Stacked Dielectric Triple Material Cylindrical Gate All Around (SD-TM-CGAA) Junctionless MOSFET for Low Power Applications," *Silicon*, vol. 14, no. 11, pp. 6261–6269, 2022, doi: 10.1007/s12633-021-01399-4.
- 14) M. C. Wang, W. C. Hsieh, C. R. Lin, W. L. Chu, W. S. Liao, and W. H. Lan, "High-drain field impacting channellength modulation effect for nano-node n-channel finfets," *Crystals*, vol. 11, no. 3, pp. 1–12, Mar. 2021, doi: 10.3390/CRYST11030262.
- 15) A. Chhabra, A. Kumar, and R. Chaujar, "GaAs Junctionless FinFET Using Si3N4 Spacer for High Performance Analog Application," *2018 Int. Conf. Adv. Commun. Comput. Technol. ICACCT 2018*, pp. 483–486, Nov. 2018, doi: 10.1109/ICACCT.2018.8529390.
- 16) H. Li *et al.*, "Critical parameters of gate control in NC-FinFET on GaAs," *J. Comput. Electron.*, vol. 22, no. 1, pp. 164–177, 2023, doi: 10.1007/s10825-022-01957-y.
- 17) T. A. Bhat, M. Mustafa, and M. R. Beigh, "Study of Short Channel Effects in n-FinFET Structure for Si, GaAs, GaSb and GaN Channel Materials Tawseef," vol. 7, no. 3, pp. 1–5, 2015.
- 18) A. Mahmood, W. A. Jabbar, W. K. Saad, Y. Hashim, and H. Bin Manap, "Optimal Nano-Dimensional Channel of GaAs-FinFET Transistor," *2018 IEEE 16th Student Conf. Res. Dev. SCOReD 2018*, Jul. 2018, doi: 10.1109/SCORED.2018.8710811.
- 19) I. Bin Taher and S. Ahmed, "GaN-based Sub-10 nm Metal-Oxide-Semiconductor Field-Effect Transistors," no. April, 2016.
- 20) X. Wei *et al.*, "Dual Current and Voltage Sensitivity Temperature Sensor Based on Lateral p-GaN/AlGaN/GaN Hybrid Anode Diode," *IEEE Sens. J.*, vol. 21, no. 20, pp. 22459–22463, 2021, doi: 10.1109/JSEN.2021.3109915.
- 21) D. Yllmaz *et al.*, "DC and RF performance of lateral AlGaN/GaN FinFET with ultrathin gate dielectric," *Semicond. Sci. Technol.*, vol. 37, no. 8, 2022, doi: 10.1088/1361-6641/ac7818.

- 22) J. Park, J. Kim, K. Kim, J. H. Yang, M. Choi, and J. Shin, "A 0.65V 1316m2Fully Synthesizable Digital Temperature Sensor Using Wire Metal Achieving O.16nJ.%2-Accuracy FoM in 5nm FinFET CMOS," *Dig. Tech. Pap. - IEEE Int. Solid-State Circuits Conf.*, vol. 2022-February, pp. 220–222, 2022, doi: 10.1109/ISSCC42614.2022.9731766.
- 23) C. Y. Lu, S. Ravikumar, A. D. Sali, M. Eberlein, and H. J. Lee, "An 8b subthreshold hybrid thermal sensor with ±1.07°C inaccuracy and single-element remote-sensing technique in 22nm FinFET," *Dig. Tech. Pap. - IEEE Int. Solid-State Circuits Conf.*, vol. 61, pp. 318–320, Mar. 2018, doi: 10.1109/ISSCC.2018.8310312.
- 24) C. Y. Lu, S. Ravikumar, A. D. Sali, M. Eberlein, and H. J. Lee, "An 8b subthreshold hybrid thermal sensor with ±1.07°C inaccuracy and single-element remote-sensing technique in 22nm FinFET," *Dig. Tech. Pap. - IEEE Int. Solid-State Circuits Conf.*, vol. 61, no. June, pp. 318–320, 2018, doi: 10.1109/ISSCC.2018.8310312.
- 25) Y. Hashim, "Investigation of FinFET as a Temperature Nano-Sensor Based on Channel Semiconductor Type," *IOP Conf. Ser. Mater. Sci. Eng.*, vol. 226, no. 1, 2017, doi: 10.1088/1757-899X/226/1/012123.
- 26) K. O. Petrosyants, D. S. Silkin, and D. A. Popov, "Comparative Characterization of NWFET and FinFET Transistor Structures Using TCAD Modeling," *Micromachines*, vol. 13, no. 8, pp. 1–15, 2022, doi: 10.3390/mi13081293.
- 27) C. Hong Chang, W. Liu, S. Katzenbeisser, M. Alam Kajol, M. Mezanur Rahman Monjur, and Q. Yu, "A Circuit-Level Solution for Secure Temperature Sensor," *Sensors 2023, Vol. 23, Page 5685*, vol. 23, no. 12, p. 5685, Jun. 2023, doi: 10.3390/S23125685.
- 28) S. Rigante *et al.*, "Low power FinFET pH-sensor with high-sensitivity voltage readout," *Eur. Solid-State Device Res. Conf.*, no. September, pp. 350–353, 2013, doi: 10.1109/ESSDERC.2013.6818890.
- 29) R. Ramesh, K. Kannan, and M. Madheswaran, "Numerical modeling of high sensitivity nanoscale FinFET biosensor for health care applications," pp. 9–12, Oct. 2016, doi: 10.1109/ICEDSS.2016.7587789.
- 30) S. Rigante, L. Lattanzio, and A. M. Ionescu, "FinFET for high sensitivity ion and biological sensing applications," *Microelectron. Eng.*, vol. 88, no. 8, pp. 1864–1866, Aug. 2011, doi: 10.1016/J.MEE.2010.12.064.
- 31) N. P. Maity, R. Maity, and S. Baishya, "An analytical model for the surface potential and threshold voltage of a double-gate heterojunction tunnel FinFET," *J. Comput. Electron.*, vol. 18, no. 1, pp. 65–75, 2019, doi: 10.1007/s10825-018-1279-5.
- 32) R. Das and S. Baishya, "Analytical modelling of electrical parameters and the analogue performance of cylindrical gate-all-around FinFET," *Pramana - J. Phys.*, vol. 92, no. 1, pp. 1–10, 2019, doi: 10.1007/s12043- 018-1663-5.
- 33) J. Y. Ciou, S. De, C. W. Wang, W. Lin, Y. J. Lee, and D. Lu, "Analytical Modelling of Ferroelectricity Instigated Enhanced Electrostatic Control in Short-Channel FinFETs," *2021 5th IEEE Electron Devices Technol. Manuf. Conf. EDTM 2021*, pp. 2020–2022, 2021, doi: 10.1109/EDTM50988.2021.9420931.
- 34) U. F. Ahmed and M. M. Ahmed, "An analytical model to assess DC characteristics of independent gate Si FinFETs," *Turkish J. Electr. Eng. Comput. Sci.*, vol. 27, no. 4, pp. 2456–2465, 2019, doi: 10.3906/elk-1812- 143.
- 35) T. Cui, S. Chen, Y. Wang, S. Nazarian, and M. Pedram, "An efficient semi-analytical current source model for FinFET devices in near/sub-threshold regime considering multiple input switching and stack effect," *Proc. - Int. Symp. Qual. Electron. Des. ISQED*, pp. 575–581, 2014, doi: 10.1109/ISQED.2014.6783378.
- 36) B. Afzal, M. Rostami, M. Samaadi, and A. Afzali-Kusha, "An analytical model for threshold voltage of FinFETs," *Proc. Int. Conf. Comput. Commun. Eng. 2008, ICCCE08 Glob. Links Hum. Dev.*, pp. 760–763, 2008, doi: 10.1109/ICCCE.2008.4580707.
- 37) B. M. K. Naik and V. Vijayalakshmi, "Analytical Modeling and Simulation of FinFET for Semiconductor memories," pp. 145–150, 2020.

- 38) A. Es-Sakhi and M. H. Chowdhury, "Analytical model to estimate the subthreshold swing of SOI FinFET," *Proc. IEEE Int. Conf. Electron. Circuits, Syst.*, pp. 52–55, 2013, doi: 10.1109/ICECS.2013.6815343.
- 39) A. T. Shora and F. A. Khanday, "Quasi-analytical model-based performance analysis of dual material gate stack strained GAA FinFET," *Int. J. Electron. Lett.*, vol. 8, no. 3, pp. 304–318, 2020, doi: 10.1080/21681724.2019.1600729.
- 40) S. Tripathi and V. Narendar, "A three-dimensional (3D) analytical model for subthreshold characteristics of uniformly doped FinFET," *Superlattices Microstruct.*, vol. 83, pp. 476–487, 2015, doi: 10.1016/j.spmi.2015.03.048.
- 41) S. Banerjee and B. Pradhan, "Analytical Model of Subthreshold Swing in Triangular-Shaped FinFET," *Proc. 3rd Int. Conf. 2019 Devices Integr. Circuit, DevIC 2019*, pp. 42–44, 2019, doi: 10.1109/DEVIC.2019.8783633.
- 42) R. Das and S. Baishya, "Analytical modeling of threshold voltage and subthreshold swing in Si/Ge heterojunction FinFET," *Appl. Phys. A Mater. Sci. Process.*, vol. 125, no. 10, 2019, doi: 10.1007/s00339-019- 2969-y.
- 43) V. Narendar and R. A. Mishra, "Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs)," *Superlattices Microstruct.*, vol. 85, pp. 357– 369, 2015, doi: 10.1016/j.spmi.2015.06.004.
- 44) N. Thermometers, D. Fever, C. Effectiveness, and C. Agency, "Canadian Agency for Drugs and Technologies in Health. Non-Contact Thermometers for Detecting Fever: A Review of Clinical Effectiveness. Ottawa (ON); 2014.," 2014.
- 45) M. A. Muqeet, "Design of 7nm finfet with high-k dielectric oxide and metal gate (HK-MG) using ashby ' s ma terial selection (AMS) Approach", *Journal of Tianjin University Science and Technology* Volume: 57, Issue 02, pp. 204–218, 2024, doi: 570213.
- 46) Samar k. Saha, " FinFET devices for VLSI Circuits & Systems", *CRC press, Taylor and Francis group*, 2021.
- 47) T. E. Schlesinger, "Gallium Arsenide," *Encycl. Mater. Sci. Technol.*, pp. 3431–3435, Jan. 2001, doi: 10.1016/B0-08-043152-6/00612-4.
- 48) A. Rebey, A. Bchetnia, and B. El Jani, "Statistical analysis of vanadium in gallium arsenide," *Phys. status solidi*, vol. 202, no. 14, pp. 2759–2763, Nov. 2005, doi: 10.1002/PSSA.200521230.